Notice of Allowability	Application No.	Applicant(s)	
	09/103,873	NAGANO ET AL.	
	Examiner	Art Unit	
	José R. Díaz	2815	
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS I herewith (or previously mailed), a Notice of Allowance (PTOL-8: NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT of the Office or upon petition by the applicant. See 37 CFR 1.3:	S (OR REMAINS) CLOSED i 5) or other appropriate comm RIGHTS. This application is	n this application. If not included unication will be mailed in due co	ourse. THIS
1. \square This communication is responsive to $9/8/04$.			
2. The allowed claim(s) is/are 1.4,6-10,29-31 and 33-38.			
3. The drawings filed on are accepted by the Examin	ner.		
4. ☑ Acknowledgment is made of a claim for foreign priority (a) ☑ All b) ☐ Some* c) ☐ None of the: 1. ☑ Certified copies of the priority documents have 2. ☐ Certified copies of the priority documents have 3. ☐ Copies of the certified copies of the priority of International Bureau (PCT Rule 17.2(a)). * Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 5. ☐ A SUBSTITUTE OATH OR DECLARATION must be subsuffication (PTO-152) which gires. 6. ☑ CORRECTED DRAWINGS (as "replacement sheets") musted (a) ☐ including changes required by the Notice of Draftspeth) ☐ hereto or 2) ☐ to Paper No./Mail Date (b) ☑ including changes required by the attached Examined Paper No./Mail Date 1/30/01; 4/9/02. Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in T. ☐ DEPOSIT OF and/or INFORMATION about the deposition of the priority of the priority documents have a polication of the complex such in T. ☐ DEPOSIT OF and/or INFORMATION about the deposition of the complex sheet. Replacement sheet(s) should be labeled as such in T. ☐ DEPOSIT OF and/or INFORMATION about the deposition of the complex sheet. Replacement sheet(s) should be labeled as such in T. ☐ DEPOSIT OF and/or INFORMATION about the deposition of the complex sheet.	ve been received. ve been received in Application documents have been received. To of this communication to file IMENT of this application. mitted. Note the attached EXIVES reason(s) why the oath of the submitted. The submitted of the submitted of the header according to 37 CF osit of BIOLOGICAL MATE	on No d in this national stage application a reply complying with the require AMINER'S AMENDMENT or NOT declaration is deficient. In the Office action of the drawings in the front (not the back 1.121(d). ERIAL must be submitted. Not	TICE OF
attached Examiner's comment regarding REQUIREMENT	FOR THE DEPOSIT OF BIO	DLOGICAL MATERIAL.	e uie
Attachment(s) 1. ☐ Notice of References Cited (PTO-892)	5. □ Notice ôf In	formal Patent Application (PTO-1	52)
2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)		ummary (PTO-413),	<i>02)</i>
 Information Disclosure Statements (PTO-1449 or PTO/SB/ Paper No./Mail Date 	Paper No./	Mail Date Amendment/Comment	
4. Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's	Statement of Reasons for Allowa	ince
of Biological Material	9.	TOM THOMAS ERVISORY PO EXAMINER ECHNOLOGY COLUMNER TOM THOMAS EXAMINER	ఌ

Art Unit: 2815

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Mr. Daniel Calder on September 16, 2004.

The application has been amended as follows:

Please cancel claims 11-27.

1. (Currently Amended) A semiconductor device, comprising:

a capacitor provided on a supporting substrate and including a lower electrode, a dielectric layer, and an upper electrode, said dielectric layer being formed from a ferroelectric material;

- a first interlayer insulating layer provided so as to cover the capacitor;
- a first interconnect selectively provided on the first interlayer insulating layer and electrically connected to the capacitor through a first contact hole formed in the first interlayer insulating layer;
- a second interlayer insulating layer consisting of an interlayer insulating film having a tensile stress provided <u>directly</u> on the first interconnect; and

Application/Control Number: 09/103,873

Art Unit: 2815

a second interconnect selectively provided directly on the second interlayer

Page 3

insulating layer and electrically connected to the first interconnect through a second

contact hole formed in the second interlayer insulating layer.

30. (Currently Amended) A semiconductor device, comprising:

a capacitor provided on a supporting substrate and including a lower electrode, a

dielectric layer, and an upper electrode, said dielectric layer including a remnant

polarization of approximately 10 μC /cm²;

a first interlayer insulating layer provided so as to cover the capacitor;

a first interconnect selectively provided on the first interlayer insulating layer and

electrically connected to the capacitor through a first contact hole formed in the first

interlayer insulating layer;

a second interlayer insulating layer consisting of an interlayer insulating film

having a tensile stress provided directly on the first interconnect; and

a second interconnect selectively provided directly on the second interlayer

insulating layer and electrically connected to the first interconnect through a second

contact hole formed in the second interlayer insulating layer.

31. (Currently Amended) A semiconductor device, comprising:

a capacitor provided on a supporting substrate and including a lower electrode, a

dielectric layer, and an upper electrode, said dielectric layer including a remnant

polarization of at least 10 μC /cm²;

- a first interlayer insulating layer provided so as to cover the capacitor;
- a first interconnect selectively provided on the first interlayer insulating layer and electrically connected to the capacitor through a first contact hole formed in the first interlayer insulating layer;
- a second interlayer insulating layer consisting of an interlayer insulating film having a tensile stress provided <u>directly</u> on the first interconnect; and
- a second interconnect selectively provided <u>directly</u> on the second interlayer insulating layer and electrically connected to the first interconnect through a second contact hole formed in the second interlayer insulating layer.
 - 33. (Currently Amended) A semiconductor device, comprising:
- a capacitor provided on a supporting substrate having an integrated circuit thereon and including a lower electrode, a dielectric film, and an upper electrode, said dielectric film being formed from either a dielectric material having a high dielectric constant or a ferroelectric material;
 - a first interlayer insulating film provided so as to directly cover the capacitor;
- a first interconnect selectively provided on the first interlayer insulating film and electrically connected to the integrated circuit and the capacitor through a first contact hole formed in the first interlayer insulating film;
- a second interlayer insulating layer consisting of an interlayer insulating film having a tensile stress provided directly on the first interconnect;

Application/Control Number: 09/103,873

Art Unit: 2815

Page 5

a second interconnect selectively provided <u>directly</u> on the second interlayer insulating layer and electrically connected to the first interconnect through a second contact hole formed in the second interlayer insulating layer; [[and]]

- a passivation layer provided so as to cover the second interconnect; and
- a hydrogen supplying layer provided between the first interconnect and the second interlayer insulating layer excluding an area in which the capacitor is provided.
 - 34. (Currently Amended) A semiconductor device, comprising:
- a capacitor provided on a supporting substrate having an integrated circuit thereon and including a lower electrode, a dielectric film, and an upper electrode;
- a first interlayer insulating film provided so as to directly cover the capacitor, the first interlayer insulating film having a tensile stress;
- a first interconnect selectively provided on the first interlayer insulating film and electrically connected to the integrated circuit and the capacitor through a contact hole formed in the first interlayer insulating film;
- a second interlayer insulating layer consisting of an interlayer insulating film having a tensile stress provided <u>directly</u> on the first interconnect;
- a second interconnect selectively provided <u>directly</u> on the second interlayer insulating layer and electrically connected to the first interconnect through a second contact hole formed in the second interlayer insulating layer;
 - a passivation layer provided so as to cover the second interconnect; and

Art Unit: 2815

a hydrogen supplying layer provided between the first interconnect and the second interlayer insulating layer excluding an area in which the capacitor is provided.

Reasons for allowance

The following is an examiner's statement of reasons for allowance: the prior art fails to teach, disclose, or suggest, either alone or in combination, a semiconductor device comprising: a first interconnect selectively provided on the first interlayer insulating layer and electrically connected to the capacitor through a first contact hole formed in the first interlayer insulating layer; a second interlayer insulating layer consisting of an interlayer insulating film having a tensile stress provided directly on the first interconnect; and a second interconnect selectively provided directly on the second interlayer insulating layer and electrically connected to the first interconnect through a second contact hole formed in the second interlayer insulating layer.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Correspondence

Any inquiry concerning this communication or earlier communications from the examiner should be directed to José R. Díaz whose telephone number is (571) 272-1727. The examiner can normally be reached on Monday through Thursday.

Application/Control Number: 09/103,873

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number

for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

JRD 9/16/04 TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800 Page 7